HDLBits - Dff

module top_module (
    input clk,    // Clocks are used in sequential circuits
    input d,
    output reg q );//

    always @(posedge clk) begin
       q <= d; 
    end
endmodule

간단한 D Flip Flop